A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration
Abstract: This paper presents a 2x time-interleaved 7-b 2.4-GS/s 1-then-2 b/cycle SAR ADC in 28-nm CMOS. The process-voltage-temperature sensitivity of a multi-bit SAR architecture has been improved by the proposed 1-then-2 b/cycle scheme with background offset calibration. With the pre-charge reduction scheme, the traditional large switching energy and time consuming pre-charge operation have been removed, which simultaneously enables a simple control logic without the need of a V cm voltage. Besides, a background offset calibration is implemented on chip which does not involve any extra phase or calibration input signal. Its operation is well embedded within the 1-then-2 b/cycle architecture, thus leading to a very minimal modification of the ADC core. With an improved fringing DAC structure and a high-speed dynamic logic circuit, a single-channel ADC can work at 1.2 GS/s under a 0.9-V supply. Using two-way time interleaving, the prototype samples at 2.4 GHz and consumes 5-mW power including the on-chip background offset calibration. It exhibits a 40.05-dB SNDR at Nyquist, leading to a Walden FoM of 25.3 fJ/conversion step. Measurement results show that the SNDR of the ADC can be kept above 38 dB at 2 GS/s under a wide range of temperature, supply, and input common-mode variation.
VLSI Projects,IEEE VLSI Projects,latest vlsi projects,2018 VLSI Projects,VLSI Projects in Bangalore,VLSI projects institutes in bangalore,VLSI live projects in bangalore,VLSI academic projects,VLSI project centres,M.Tech VLSI projects in bangalore,M Tech VLSI projects institutes in bangalore,FPGA projects in bangalore,ieee vlsi,vlsi ieee papers,mtech vlsi,fpga projects using vhdl,mini project on image processing,vlsi paper,vlsi ieee papers,ieee project papers,vlsi institutes in bangalore,ofdm projects,vlsi projects using vhdl,projects based on digital signal processing,vhdl based projects,latest vlsi projects,vlsi project institutes in bangalore,VLSI Project,vlsiproject,vlsi project institute in bangalore,vlsi project idea,idea in vlsiproject,idea in vlsiprojects,idea in vlsi project,idea in vlsiprojects,M.Tech VLSI Projects in Bangalore,M.Tech FPGA Projects in Bangalore,ECE VLSI Projects in Bangalore,VLSI Academic Projects in Bangalore,VLSI Live Projects in Bangalore,VLSI Real Time Projects in Bangalore,VLSI Projects for MTech 2018,VLSI Projects for MTech 2018,VLSI Projects for MTech in Bangalore,FPGA based Projects for M.Tech,download 2018 VLSI Project list,VLSI project centre,VLSI academic projects,vlsi ieee papers,new vlsi projects,mtech vlsi,fpga projects using vhdl,mini project on image processing,vlsi paper,vlsi ieee papers,ieee project papers,vlsi institutes in bangalore,ofdm projects,vlsi projects using vhdl,projects based on digital signal processing,vhdl based projects,latest vlsi projects,vlsi project institute in bangalore,vlsi project idea,idea in vlsiproject,idea in vlsiprojects,idea in vlsi project,idea in vlsiprojects
del.icio.us
Google