Power Network Reliability Framework for Integrating Cable Design and Ageing
Abstract: Utilities are challenged to develop economically competitive plans for expanding power transfer capabilities and increasing network resilience under uncertainties. To overcome these challenges, utilities frequently operate their underground cable systems with flexible ratings under planned or emergency network contingencies. At present, the increased risk associated with such emergency loading operation of cables and networks is not quantified. To address this gap, the paper presents a novel advancement in existing methodology for evaluating power network reliability, which accounts for the increased risk of failures and ageing that underground cables experience during emergencies. The proposed framework integrates a double sequential Monte Carlo (DSMC) simulation loop with a detailed cable system model incorporating important plant design properties. This integration captures the risk of cable ageing at emergency events within a multi-year network analysis. The methodology is demonstrated on the modified IEEE 14-bus network with long- and short-term emergency ratings under both steady-state and transient electro-thermal implementations. Crucially, the methodology can inform utilities about the emergency loading risks for network performance, including adequacy, resiliency, flexibility, and cable ageing.
VLSI Projects,IEEE VLSI Projects,latest vlsi projects,2018 VLSI Projects,VLSI Projects in Bangalore,VLSI projects institutes in bangalore,VLSI live projects in bangalore,VLSI academic projects,VLSI project centres,M.Tech VLSI projects in bangalore,M Tech VLSI projects institutes in bangalore,FPGA projects in bangalore,ieee vlsi,vlsi ieee papers,mtech vlsi,fpga projects using vhdl,mini project on image processing,vlsi paper,vlsi ieee papers,ieee project papers,vlsi institutes in bangalore,ofdm projects,vlsi projects using vhdl,projects based on digital signal processing,vhdl based projects,latest vlsi projects,vlsi project institutes in bangalore,VLSI Project,vlsiproject,vlsi project institute in bangalore,vlsi project idea,idea in vlsiproject,idea in vlsiprojects,idea in vlsi project,idea in vlsiprojects,M.Tech VLSI Projects in Bangalore,M.Tech FPGA Projects in Bangalore,ECE VLSI Projects in Bangalore,VLSI Academic Projects in Bangalore,VLSI Live Projects in Bangalore,VLSI Real Time Projects in Bangalore,VLSI Projects for MTech 2018,VLSI Projects for MTech 2018,VLSI Projects for MTech in Bangalore,FPGA based Projects for M.Tech,download 2018 VLSI Project list,VLSI project centre,VLSI academic projects,vlsi ieee papers,new vlsi projects,mtech vlsi,fpga projects using vhdl,mini project on image processing,vlsi paper,vlsi ieee papers,ieee project papers,vlsi institutes in bangalore,ofdm projects,vlsi projects using vhdl,projects based on digital signal processing,vhdl based projects,latest vlsi projects,vlsi project institute in bangalore,vlsi project idea,idea in vlsiproject,idea in vlsiprojects,idea in vlsi project,idea in vlsiprojects
del.icio.us
Google